## Slater & Matsil, L.L.P.

**Suite 1000** 17950 Preston Road Dallas, Texas 75252

Phone: (972) 732-1001 Facsimile: (972) 732-9218

## FACSIMILE TRANSMITTAL SHEET

\*\*\* THE ACCOMPANYING MATERIAL MAY BE PRIVILEGED AND CONFIDENTIAL. IT IS INTENDED FOR THE SOLE USE OF THE NAMED RECIPIENT. PLEASE DELIVER PROMPTLY TO THE NAMED RECIPIENT ONLY. IF YOU HAVE RECEIVED THIS MATERIAL IN ERROR, PLEASE TELEPHONE THE SENDER AT (972) 732-1001, EXT. 107 FOR INSTRUCTIONS. \*\*\*

TO:

Examiner Nathan Ha

FAX NO.: (571) 273-1707

U.S. Patent & Trademark Office

FROM: James C. Kesterson

Slater & Matsil, L.L.P.

DATE:

October 19, 2004

NO. OF PAGES:

(including cover page)

RE:

Applicant: Lee, et al.

Serial No.: 09/988,183

Date Filed: November 19, 2001

Docket No.: 2001 P 11904 US

Art Unit:

2814

Title:

Formation of Dual Work Function Gate Electrode

## SUPPLEMENTAL AMENDMENT AFTER FINAL REJECTION

Per your conversation with Jim Kesterson today, below please find a revised abstract for the above referenced case:

A method of manufacturing a dual work function gate electrode used with a CMOS structure. Penetration of the boron doping material into the channel region is suppressed without causing boron depletion near the gate oxide region by laser annealing a layer of a-Si covering poly-Si and the gate oxide at its nMOS site and the pMOS site. The laser annealing is accomplished at an energy level sufficient to melt a portion of the a- Si, but insufficient to melt the poly- Si. Avoiding melting of the poly- Si reduces gate oxide damage.

The abstract has been rewritten in compliance with proper U.S. Patent Office Procedure.